

FIG. 4

09876292.060701

Isolation




FIG. 5

V_T and well implants

Channel stop




FIG. 6

Gate definition




FIG. 7

NMOS & PMOS CDD & Pocket/ Halo implants





FIG. 8

Spacer + SD imp



Silicide formation




FIG. 9

PMD + Contact formation




FIG. 10

Metal deposition pattern

